View NLVHC1GT66MUR2G_583060.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MC74VHC1GT66, NLVHC1GT66 SPST (NO) Normally Open Analog Switch
The MC74VHC1GT66, NLVHC1GT66 is a Single Pole Single Throw (SPST) analog switch. It achieves high speed propagation delays and low ON resistances while maintaining low power dissipation. This bilateral switch controls analog and digital voltages that may vary across the full power-supply range (from VCC to GND). The MC74VHC1GT66, NLVHC1GT66 is compatible in function to a single gate of the High Speed CMOS MC74VHCT4066 and the metal-gate CMOS MC14066. The device has been designed so that the ON resistances (RON) are much lower and more linear over input voltage than RON of the metal-gate CMOS or High Speed CMOS analog switches. The newer NLVHC1GT66 offers the same functionality in a 1.2x1.0x0.55 mm UDFN6 package. The ON/OFF Control input is compatible with TTL-type input thresholds allowing the device to be used as a logic-level translator from 3 V CMOS logic to 5 V CMOS logic or from 1.8 V CMOS logic to 3 V CMOS logic while operating at the high-voltage power supply. The input protection circuitry on this device allows overvoltage tolerance on the input, which provides protection when voltages of up to 7 V are applied, regardless of the supply voltage. This allows the MC74VHC1GT66, NLVHC1GT66 to be used to interface 5 V circuits to 3 V circuits.
Features http://onsemi.com MARKING DIAGRAMS
5 5 1 SC-88A DF SUFFIX CASE 419A 1 VE M G G M 5 5 1 TSOP-5 DT SUFFIX CASE 483 1 VE M G G
1
UDFN6 MU SUFFIX CASE 517AA
WW M G
* * * * * * *
High Speed: tPD = 20 ns (Typ) at VCC = 5 V Low Power Dissipation: ICC = 1.0 mA (Max) at TA = 25C Diode Protection Provided on Inputs and Outputs Improved Linearity and Lower ON Resistance over Input Voltage On/Off Control Input Has OVT Chip Complexity: FETs = 11; Equivalent Gates = 3 Pb-Free Packages are Available
VE, W = Device Code M = Date Code* W = Work Week G = Pb-Free Package (Note: Microdot may be in either location) *Date Code orientation and/or position may vary depending upon manufacturing location.
PIN ASSIGNMENT
1 2 3 4 5 IN/OUT XA OUT/IN YA GND ON/OFF CONTROL VCC
FUNCTION TABLE
On/Off Control Input L H State of Analog Switch Off On
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.
(c) Semiconductor Components Industries, LLC, 2007
1
February, 2007 - Rev. 13
Publication Order Number: MC74VHC1GT66/D
MC74VHC1GT66, NLVHC1GT66
IN/OUT XA
1
5
VCC
IN/OUT XA
1
6
VCC
OUT/IN YA
2
OUT/IN YA
2
5
NC
GND
3
4
ON/OFF CONTROL
GND
3
4
ON/OFF CONTROL
(SC-88A, TSOP-5)
(UDFN6)
Figure 1. Pinout Diagrams
ON/OFF CONTROL IN/OUT XA U
X1 1 1 U OUT/IN YA
Figure 2. Logic Symbol
MAXIMUM RATINGS
Symbol VCC VIN VIS IIK ICC TSTG TL TJ qJA PD MSL FR VESD DC Supply Voltage DC Input Voltage Analog Output Voltage Input Diode Current DC Supply Current, VCC and GND Storage Temperature Range Lead Temperature, 1 mm from Case for 10 Seconds Junction Temperature Under Bias Thermal Resistance Power Dissipation in Still Air at 85C Moisture Sensitivity Flammability Rating ESD Withstand Voltage Oxygen Index: 28 to 34 Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4) Above VCC and Below GND at 125C (Note 5) SC70-5 (Note 1) SOT23-5 SC70-5 SOT23-5 Characteristics Value -0.5 to +7.0 -0.5 to +7.0 -0.5 to 7.0 -20 +25 *65 to )150 260 )150 350 230 150 200 Level 1 UL 94 V-0 @ 0.125 in u2000 u200 N/A $500 V Unit V V V mA mA C C C C/W mW
ILatchup
Latchup Performance
mA
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow. 2. Tested to EIA/JESD22-A114-A. 3. Tested to EIA/JESD22-A115-A. 4. Tested to JESD22-C101-A. 5. Tested to EIA/JESD78.
http://onsemi.com
2
MC74VHC1GT66, NLVHC1GT66
RECOMMENDED OPERATING CONDITIONS
Symbol VCC VIN VIS TA tr , tf DC Supply Voltage Digital Input Voltage Analog Input Voltage Operating Temperature Range Input Rise and Fall Time VCC = 3.3 V 0.3 V VCC = 5.0 V 0.5 V Characteristics Min 2.0 GND GND -55 0 0 Max 5.5 5.5 VCC +125 100 20 Unit V V V C ns/V
Device Junction Temperature versus Time to 0.1% Bond Failures
NORMALIZED FAILURE RATE Junction Temperature C 80 90 100 110 120 130 140 Time, Hours 1,032,200 419,300 178,700 79,600 37,000 17,800 8,900 Time, Years 117.8 47.9 20.4 9.4 4.2 2.0 1.0 FAILURE RATE OF PLASTIC = CERAMIC UNTIL INTERMETALLICS OCCUR TJ =120 C TJ =100 C TJ = 90 C TJ = 80 C 100 TJ = 130 C TJ =110 C 10 TIME, YEARS
1 1 1000
Figure 3. Failure Rate vs. Time Junction Temperature
http://onsemi.com
3
MC74VHC1GT66, NLVHC1GT66
DC ELECTRICAL CHARACTERISTICS
VCC (V) 3.0 4.5 5.5 RON = Per Spec 3.0 4.5 5.5 VIN = VCC or GND 0 to 5.5 5.5 5.5 3.0 4.5 5.5 5.5 0.53 0.8 0.8 0.1 0.53 0.8 0.8 1.0 0.53 0.8 0.8 1.0 mA TA = 25C Min 1.2 2.0 2.0 Max TA 85C Min 1.2 2.0 2.0 Max -55C TA 125C Min 1.2 2.0 2.0 V Max Unit V
Symbol VIH
Parameter Minimum High-Level Input Voltage ON/OFF Control Input Maximum Low-Level Input Voltage ON/OFF Control Input Maximum Input Leakage Current ON/OFF Control Input Maximum Quiescent Supply Current Quiescent Supply Current Maximum "ON" Resistance Maximum Off-Channel Leakage Current
Test Conditions RON = Per Spec
VIL
IIN
ICC ICCT RON
VIN = VCC or GND VIO = 0 V ON/OFF Control at 3.4 V VIN = VIH VIS = VCC or GND |IIS| 10 mA (Figure 4) VIN = VIL VIS = VCC or GND Switch Off (Figure 5)
1.0 1.35 60 45 40 0.1
20 1.5 70 50 45 0.5
40 1.65 100 60 55 1.0
mA mA W
IOFF
mA
II I I I II II I I I I I II II I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I II II I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I II II I II I IIIIIIIIIIIIIIIIIIIIIII I I I II II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIII I II I I I II II I I I I I II II I IIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I III I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I II II I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I II II I II II I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I II II I I I I II II I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I II II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIII I I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II II I II I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I II II I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIII II I I I II I IIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I IIIIIIII IIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I II I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIII II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
AC ELECTRICAL CHARACTERISTICS Cload = 50 pF, Input tr/tf = 3.0 ns
VCC (V) 2.0 3.0 4.5 5.5 2.0 3.0 4.5 5.5 2.0 3.0 4.5 5.5 0.0 5.0 TA = 25C Typ 1 0.6 0.6 0.6 32 28 24 20 32 28 24 20 3 4 4 TA 85C -55C TA 125C Min Max 7 4 2 1 Symbol tPLH, tPHL Parameter Test Conditions Min Max 5 2 1 1 Min Max 6 3 1 1 Unit ns Maximum Propagation Delay, Input X to Y YA = Open (Figures 7, 14) tPLZ, tPHZ Maximum Propagation Delay, ON/OFF Control to Analog Output Maximum Propagation Delay, ON/OFF Control to Analog Output Maximum Input Capacitance RL = 1000 W (Figures 8, 15) 40 35 30 25 40 35 30 25 10 10 10 45 40 35 30 45 40 35 30 10 10 10 50 45 40 35 50 45 40 35 10 10 10 ns tPZL, tPZH RL = 1000 W ns (Figures 8, 15) CIN ON/OFF Control Input Control Input = GND Analog I/O Feedthrough pF Typical @ 25C, VCC = 5.0 V 18 CPD Power Dissipation Capacitance (Note 6) pF 6. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: ICC(OPR) = CPD VCC fin + ICC. CPD is used to determine the no-load dynamic power consumption; PD = CPD VCC2 fin + ICC VCC.
http://onsemi.com
4
MC74VHC1GT66, NLVHC1GT66
II II I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II II I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II II I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)
Symbol BW Parameter Test Conditions VCC 3.0 4.5 5.5 3.0 4.5 5.5 3.0 4.5 5.5 Limit 25C 150 175 180 Unit Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 10) fin = 1 MHz Sine Wave Adjust fin voltage to obtain 0 dBm at VOS Increase fin = frequency until dB meter reads -3 dB RL = 50 W fin = Sine Wave Adjust fin voltage to obtain 0 dBm at VIS fin = 10 kHz, RL = 600 W Vin 1 MHz Square Wave (tr = tf = 2ns) RL = 600 W MHz ISOoff Off-Channel Feedthrough Isolation (Figure 11) Feedthrough Noise Control to Switch (Figure 12) Total Harmonic Distortion (Figure 13) -80 -80 -80 dB NOISEfeed 45 60 130 mVPP THD fin = 1 kHz, RL = 10 kW THD = THDMeasured - THDSource VIS = 3.0 VPP sine wave VIS = 5.0 VPP sine wave % 3.3 5.5 0.30 0.15 PLOTTER POWER SUPPLY - + VCC 1 2 3 4 5 1 VIH 2 VCC A 3 4 VIL 5 VCC VCC DC PARAMETER ANALYZER COMPUTER
Figure 4. On Resistance Test Set-Up
Figure 5. Maximum Off-Channel Leakage Current Test Set-Up
VCC A N/C 1 2 3 4 5
VCC 1 VIH TEST POINT 2 3 4 5
VCC
VIH
Figure 6. Maximum On-Channel Leakage Current Test Set-Up
Figure 7. Propagation Delay Test Set-Up
http://onsemi.com
5
MC74VHC1GT66, NLVHC1GT66
Switch to Position 2 when testing tPLZ and tPZL Switch to Position 1 when testing tPHZ and tPZH TEST POINT VCC 1 1 2 VCC 1 2 *Includes all probe and jig capacitance. RL 2 CL * 3 4 5 VCC A N/C N/C 1 2 3 4 5 VCC
Figure 8. Propagation Delay Output Enable/Disable Test Set-Up
Figure 9. Power Dissipation Capacitance Test Set-Up
VOS 0.1 mF fin 1 2 dB Meter 3 4 dB Meter RL 5 VCC fin 0.1 mF
VIS
VOS VCC 1 2 3 4 5
*Includes all probe and jig capacitance.
*Includes all probe and jig capacitance.
Figure 10. Maximum On-Channel Bandwidth Test Set-Up
Figure 11. Off-Channel Feedthrough Isolation Test Set-Up
(VCC)/2
To Distortion Meter (VCC)/2 VIS 0.1 mF VCC 1 2 3 4 5 VIH
RL RL VOS IS 2 3 4 1 5
VCC V v 1 MHz RL VOS fin
t r + t + 2 ns
IN
f
VIH GND
*Includes all probe and jig capacitance.
*Includes all probe and jig capacitance.
Figure 12. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up
Figure 13. Total Harmonic Distortion Test Set-Up
http://onsemi.com
6
MC74VHC1GT66, NLVHC1GT66
XA
VCC 1.5 V tPLH 1.5 V tPHL VOH
YA
50% VCC
VOL
Figure 14. Propagation Delay, Analog In to Analog Out Waveforms
tr 90% Control 10% tPZL 50% VCC Analog Out 50% VCC tPZH
tf VIH 1.5 V tPLZ High Impedance 10% 90% tPHZ VOL VOH High Impedance
Figure 15. Propagation Delay, ON/OFF Control
ORDERING INFORMATION
Device MC74VHC1GT66DFT1 M74VHC1GT66DFT1G MC74VHC1GT66DFT2 M74VHC1GT66DFT2G MC74VHC1GT66DTT1 M74VHC1GT66DTT1G NLVHC1GT66MUR2G Package SC-88A SC-88A (Pb-Free) SC-88A SC-88A (Pb-Free) TSOP-5 TSOP-5 (Pb-Free) UDFN6 (Pb-Free) 3000 / Tape & Reel Shipping
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
http://onsemi.com
7
MC74VHC1GT66, NLVHC1GT66
PACKAGE DIMENSIONS
SC-88A, SOT-353, SC-70 CASE 419A-02 ISSUE J
A G
5
4
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. 419A-01 OBSOLETE. NEW STANDARD 419A-02. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
S
1 2 3
-B-
DIM A B C D G H J K N S
D 5 PL
0.2 (0.008)
M
B
M
N J C
INCHES MIN MAX 0.071 0.087 0.045 0.053 0.031 0.043 0.004 0.012 0.026 BSC --- 0.004 0.004 0.010 0.004 0.012 0.008 REF 0.079 0.087
MILLIMETERS MIN MAX 1.80 2.20 1.15 1.35 0.80 1.10 0.10 0.30 0.65 BSC --- 0.10 0.10 0.25 0.10 0.30 0.20 REF 2.00 2.20
H
K
SOLDERING FOOTPRINT*
0.50 0.0197
0.65 0.025 0.65 0.025 0.40 0.0157
mm inches
1.9 0.0748
SCALE 20:1
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
http://onsemi.com
8
MC74VHC1GT66, NLVHC1GT66
PACKAGE DIMENSIONS
TSOP-5 CASE 483-02 ISSUE G
NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. 5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY. DIM A B C D G H J K L M S MILLIMETERS MIN MAX 3.00 BSC 1.50 BSC 0.90 1.10 0.25 0.50 0.95 BSC 0.01 0.10 0.10 0.26 0.20 0.60 1.25 1.55 0_ 10 _ 2.50 3.00
NOTE 5 2X
D 5X 0.20 C A B
5 1 2 4 3
0.10 T 0.20 T L G A B S
M K
DETAIL Z
2X
DETAIL Z
J C 0.05 H T
SEATING PLANE
SOLDERING FOOTPRINT*
1.9 0.074
0.95 0.037
2.4 0.094 1.0 0.039 0.7 0.028
SCALE 10:1
mm inches
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
http://onsemi.com
9
MC74VHC1GT66, NLVHC1GT66
PACKAGE DIMENSIONS
UDFN6, 1.2x1.0, 0.4P CASE 517AA-01 ISSUE A
D
A B
2X
0.10 C
2X
0.10 C 0.10 C
10X
0.08 C
L2
6X
b 0.10 C A B 0.05 C
NOTE 3 6 4
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative
EEE EEE
1
PIN ONE REFERENCE
E
NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 mm FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. MILLIMETERS MIN MAX 0.45 0.55 0.00 0.05 0.127 REF 0.15 0.25 1.00 BSC 1.20 BSC 0.40 BSC 0.30 0.40 0.40 0.50
TOP VIEW
(A3) A SIDE VIEW A1
5X 3 SEATING PLANE
DIM A A1 A3 b D E e L L2
C L
MOUNTING FOOTPRINT*
6X
0.42
6X
0.22
e BOTTOM VIEW 0.40 PITCH 1.07
DIMENSIONS: MILLIMETERS
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
http://onsemi.com
10
MC74VHC1GT66/D

▲Up To Search▲

Price & Availability of NLVHC1GT66MUR2G

	To Download NLVHC1GT66MUR2G Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .